Double-sided silicon microstrip detectors (DSSDs) in which integrated coupling capacitors containing an ONO (oxide-nitride-oxide) dielectric film were fabricated using newly developed processing techniques. We report the processing techniques and some characteristics of the detectors fabricated in this study.
I. INTRODUCTION
A silicon vertex detector (SVD) [ l ] for use in a KElT Bfactory experiment (BELLE collaboration) consisting of detector units, which are assembled by the FCB method [2] and are a superlayer structure, will be constructed. The donblesided silicon microstrip detectors (DSSDs) to be used in the detector units will have not only bump electrodes but also require the same high level of quality as the other HEP experiments. In order to implement higher unit capacitance together with higher reliability and lower defect density, we proposed an ONO (oxide-nitride-oxide) dielectric film as a structure of an integrated coupling capacitor in the silicon microstrip detector [3, 4, 51 . However, the manufacture of the DSSDs still requires a high level of process engineering, such as the defect density of the dielectric film (strip yield) of the capacitor, the integration of high resistivity elements (bias resistors) and its uniformity, increasing the number of steps of the process (leading to possible defects or contamination) and particularly increasing the junction leakage current of the ONO situation [ 6 ] . In this study, we report the processing techniques and some characteristics of the fabricated detectors. 0-7803-3 180-X/96$5.0001996 
PROTOTYPE DSSD SPECIFICATIONS
The design geometry and target process parameters for the prototype DSSDs are as follows. A view of a part of the nside design layout is shown in Fig. 1 A poly Si gate is employed as an electrode of the integrated capacitor, instead of an AI metal gate. Directly after forming the capacitor insulator, both sides of the poly Si layer are deposited at the same time. The poly Si gate is to prevent capacitor insulator failure and contamination.
A poly Si high resistor is employed as a bias resistor for both sides. In this respect, the poly Si layer formed is identical to the gate poly Si (poly Si one layer process).
After deposition of the poly Si, blanket phosphorous ion implantation to the poly Si (control the resistivity) is carried out [shown in Fig. 2 The N+ doped contact area at the interconnect of the metal and the poly Si is to prevent the forming of a contact barrier between the metal and the high resistivity poly Si.
Si3N4 film removal on the field except the gate area is carried out as being self aligned to the poly Si gate (using RIE etching), using the remaining photoresist [shown in Fig.  2(c) ]. This removal is to prevent an increase of junction leakage current [6] without an increase of mask steps (leading to possible defects and contamination). Together with the The other features of the process are as follows: LOCOS S i 0 2 is employed as a thick oxide within an interstrip along with the current CMOS process, in order to form the P+, N+ region using ion implantation as being self aligned to thick oxide and to prevent failure of the field oxide (CVD S i 0 2 has many flakes). Multi layered polyimide is employed for the inter metal insulator film on the n-side, with multiple sizes of via hole (leading to sufficient metal-via hole step coverage). This is to prevent a stray capacitor between the 1st metal and the 2nd metal. Au bumps are formed on the pads of the detector unit assembly using the FCB method [ 2 ] . Fig. 3 (see last page) shows a schematic cross sectional view of the detector fabricated in this study.
PERFORMANCE AND DISCUSSION

A. Strip yield and leakage current
The average strip yield and bias leakage current of the detectors fabricated in this study (ganged 640 x 2 strips through the bias resistors) is shown in the following table. 
B. Poly Si bias resistor
Phosphorous ion implantation dosage to shoot the target resistivity of 20 M R was substantially obtained, the standard deviation (0) of each detector was about 6 -10%. Fig. 4 shows the controllability of resistivity and its uniformity as a function of phosphorous dosage and passivation. The doublesided process has repeated steps of heating around 430°C after metalization. Thus, the horizontal scale of heating process time (430°C) represents the reproducibility and stability of the poly Si bias resistor. Assuming the penetration of hydrogen from the P-SIN (SIN passivation film deposited by plasma enhanced CVD) into the poly Si, P-SIN passivation causes the instability of resistivity. As a result, we figured we should employ another type of passivation, e.g. polyimide film.
. . . The partially N+ (P0Cl3) doping provided sufficient metalpoly Si contact without any unexpected barrier.
C. Signal response and related phenomena
Using newly developed SMA2SH preamplifier chips [S, 91, the charge responses observed for a collimated IR light were adequate for our application [9, 101. However, an increasing of the charge signal was observed along with an increasing of the leakage current in the over depleted voltage region [ 101. When the readout electrodes (field plates) for the n-side are biased to a voltage exceeding 50 V, the charge signal begins to markedly rise. We have not yet determined whether or not this increasing of the signal (not noise) is signal amplification, but this tendency is consistent with the dependence of the leakage current on the field plate biasing. The higher electric field of the ONO insulator seems not only to lower the voltage (around 15 V) in order to form sufficient inter strip resistance [lo] , but also to form an inversion layer encroaching onto the surface of the edge of the N+ region [see Fig. 7 (a) ]. Fig. 7 (b) shows a cut out (A -A ) of the supposed energy-band diagram of Fig. 7 (a) . Tunneling electrons flow from the shallow p-type inversion layer, a band which was strongly bent by the high electric field, into the N+ region. Therefore, this current (Field plate assisted BBT current; FBT current) is not expected to have enough energy to cause the microdischage phenomenon. Fig. 7 (c) shows the plan of the modified N+ strip and field plate structure. When the ion implantation to form the N+ region is to be done as being self aligned to the LOCOS edge in the same manner as the p-side, the surface of the edge of the N+ region is not strongly affected by the electric field due to the thick oxide above it. On the other hand, the surface of the N--substrate and just underneath the field plate portion is expected to be affected and sufficiently inverted by the electric field from the N+ type poly Si gate electrode, which is the same as the situation of thinner oxide. This scheme could be supported by the calculation of the MOS structure in which there is a variation of substrate impurity concentration, insulator thickness, insulator dielectric constant and gate electrode impurity type.
If we call the current N+ strip structure in which the gate poly Si extending overlaps onto the N--substrate through the thin insulator (ONO) "active field plate", we call the modified scheme above the "moderate field plate" structure.
The main advantages of the ONO insulator such as higher unit capacitance has not been evaluated in a signal detection, yet.
The micro breakdown noise supposed to be caused by microdischage [12] has not yet been found [9, IO] . This might be due to the p-side structure in which the gate poly Si extending overlap region has thicker oxide being self aligned to the P+ region edge.
IV. CONCLUSION
The prototype DSSDs in which an ONO dielectric film within integrated coupling capacitors using newly developed processing techniques particularly the combination of the poly Si one layer process and the poly Si self align SIN removal process could achieve the acceptable specification for HEP application in terms of strip yield, leakage current, bias resistors and inter strip isolation.
Although the prototype DSSDs together with newly developed SMA2SH preamplifier chips could eventually provide sufficient charge responses for a collimated IR light, they could not yet exhibit the main advantages of the ONO insulator, i.e. higher unit capacitance in our current signal detection system.
While the ONO dielectric film together with the field plate structure for the N+ strip could provide very low voltage for forming sufficient inter strip resistance, an FBT current could occur and represent a limitation to the biasing configuration.
The modified "moderate field plate" structure is to be carried out on another occasion.
The increasing (amplification) of the charge signal seemeld to be caused by the FBT phenomenon and is to be examined. 
